Abstract: In this paper we introduce a digital architecture implementing the explicit solution of a switched model predictive control problem. Given a mixed-logic dynamical system, we derive an explicit controller in the form of a possibly discontinuous piecewise-affine function. This function is then approximated by resorting to piecewise-affine simplicial functions, which can be implemented on a circuit by extending the representation capabilities of a previously proposed architecture to evaluate the control action. The architecture has been implemented on FPGA and validated on a benchmark example related to an air conditioning system.
INTRODUCTION
The real-time implementation of linear model predictive control strategies in embedded architectures was deeply analyzed in Bleris et al. (2006) ; Ling et al. (2006) , and an automated code generation strategy was developed in Richards et al. (2009) . Starting from a model, through the definition of a model-based control strategy suitable for the implementation in an embedded architecture, the problem of implementing the control strategy was also investigated for parallel architectures in Ling et al. (2008) . Often a system that integrates continuous dynamics and logical structures can be described as a mixed-logic dynamical system (MLD). A suitable strategy to control a MLD system subject to constraints is hybrid model predictive control (HMPC) . In order to obtain a HMPC, one has to solve on-line a mixed-integer quadratic or a mixed-integer linear programming problem. For a highdimensional model, solving this kind of problems may be computationally too expensive for fast real-time application Borrelli et al. (2005) .
Explicit reformulations of HMPC can be carried out by solving off-line a sequence of multi-parametric quadratic or linear problems Borrelli et al. (2005) . The resulting solution is a possibly discontinuous piecewise affine (PWA) function of the state. In other words, the control modes are linear affine over polytopes partitioning the state domain, thus making this approach more suitable for the embedded control implementations. Storing the gains of the explicit HMPC requires larger and larger memory blocks in the electronic implementation as the number of partitions grows. Moreover, in order to evaluate the control action, the pre-computed gains should be selected, according to the state value, from a look-up table associated to the explicit controller. As a result, since the gains selection from the look-up table can be made by a binary-tree search Tøndel et al. (2003) , or by other more sophisticated algorithms, determining the correct mode can be a hard problem if the number of regions is too large.
A suitable strategy, alternative to HMPC, to reduce drastically the number of partitions is the switched MPC (SwMPC) approach, successfully applied for instance in Di Cairano et al. (2009) , where a PWA system is controlled by a set of linear MPC controllers, each one defined over a different polytope of the domain. In explicit form, SwMPC is basically a set of patched PWA controllers. For each i-th region R i of the domain, a linear MPC problem is solved, whose solution is a continuous PWA function defined over a polytopic partition of the region. Note that a MLD model can be converted in an equivalent PWA formulation Bemporad (2004) .
The resulting PWA control function may be discontinuous only at the boundaries of the regions. The overall number of polytopes obtained with the explicit SwMPC approach is typically much lower than the one obtained with the explicit HMPC, especially when the number of optimization variables grows. However, the SwMPC complexity reduction with respect to HMPC is not costless, since optimal switching sequences are restricted to constant mode sequences, possibly breaking a-priori stability properties. However, a-posteriori stability analysis of the SwMPC can be performed exploiting the results in Ferrari-Trecate et al. (2002) and in Rubagotti et al. (2011) .
To implement such possibly discontinuous PWA functions in approximate form on fast digital circuits, in this paper we extend to discontinuous PWA functions the results of Parodi et al. (2005) ; Storace and Poggi (2010) , related to the circuit implementation of continuous PWA functions. We restrict our attention to PWA control functions for which each mode is defined over a hyper-rectangular region. This limits the approach to hybrid dynamical systems where threshold conditions only depend on single components of the state vector.
In order to circuit implement the SwMPC solution in an approximate but fast way, we resort to a modified version of the method proposed in . Accordingly, each explicit solution (valid over the i-th hyperrectangular region) is first approximated by using a PWA continuous function, defined over a regular simplicial partition of the i-th region (called PWAS function). Then, the obtained approximations can be merged into one PWAS discontinuous function, which can be directly mapped on programmable hardware such as a field programmable gate array (FPGA).
The architectures able to implement PWAS functions proposed so far in Echevarria et al. (2007) ; Rovatti et al. (2000) ; Storace and Poggi (2010) perform a linear interpolation of the values of the function at the vertices of the simplex the input belongs to. The main limit of such an approach is that the implementable functions are continuous. If functions with discontinuities that are not perpendicular to an axis were to be implemented, more complex and power-hungry architectures would be necessary Johansen et al. (2007) ; Oliveri et al. (2009) .
In this contribution we first introduce the architecture for the electronic implementation of discontinuous PWAS functions and then use this architecture to implement explicit SwMPC controllers. The procedure is tested on a hybrid temperature control system. Both the maximum working frequency and the power consumption of the control FPGA implementation are estimated in the range of tens of MHz and tens of mW, respectively.
CIRCUIT IMPLEMENTATION OF CONTINUOUS PWAS FUNCTIONS
In this section, we briefly summarize the mathematical theory the proposed architecture is based on and we introduce some basic definitions. We deal with a continuous PWAS function f P W AS : S → R, defined over a properly scaled n-dimensional compact domain S = {z ∈ R n : 0 ≤ z h ≤ m h , h = 1, . . . , n, m h ∈ N}. Function f P W AS can be easily implemented by introducing a regular partition of the domain S Parodi et al. (2005) : each dimensional component z h of the domain S is divided into m h subintervals of unitary length. As a consequence, the domain S is partitioned into n h=1 m h hyper-squares and contains N = n h=1 (m h + 1) vertices v k collected in a set V . Each hyper-square can be further partitioned (simplicial partition) into n! non-overlapping regular simplices. The coordinates of the corner of the hyper-square closest to the origin that contains a given input z can be found by extracting the integer part of z. The exact position of z within the related simplex is coded by the decimal part of z (denoted as δz) Parodi et al. (2005) . The PWAS function f P W AS is linear over each simplex of the partitioned domain S and can be expressed as a linear combination of N α-basis functions
(1)
Once the scaled simplicial domain is defined, the basis functions (belonging to the α-basis) are directly defined as well. The k-th α-function is PWAS, holds the value 1 at the vertex corresponding to v k and the value 0 at all the other vertices.
The shape of a given PWAS function f P W AS is coded by the N coefficients c k in Eq. (1), which are the values of f P W AS at the vertices v k of its simplicial partitions. Henceforth, we assume that the coefficients are already determined by a function approximation procedure (see, e.g., ).
The coefficients c k (k = 1, . . . , N ) are stored by assigning a proper memory address to each vertex v k of the simplicial partition. Define β p : N n → N b as the binarizing operator that, given a column vector of n integer values and a precision p, returns a np-long string of bits, concatenating the binary values of the elements of the vector. For
T and p = 3, then β p (v k ) = 010 000 101. Then, β p (v k ) is an unambiguous address for the vertex v k . The value of f P W AS (z) can be calculated as a linear interpolation of the f P W AS values at the vertices of the simplex containing z, i.e., as a linear interpolation of a subset of n + 1 coefficients c k :
where the µ j 's are the weights that give z as a convex combination of the vertices of the simplex that contains it (i.e., z = n j=0 µ j v Ωj , with n j=0 µ j = 1) and Ω j is a function that maps the index j of the weight µ j into the corresponding index k of one of the vertices surrounding z Parodi et al. (2005) . Ω j , as well as the interpolation weights µ j , depends on z. This dependence is omitted here for ease of notation.
As a consequence, the circuit realization of a PWAS function proposed in Storace and Poggi (2010) requires three functional elements:
(1) a memory where the N c k coefficients are stored; (2) a block that finds, for any given input z, the indices Ω j and the coefficients µ j ; (3) a block performing the weighted sum (2).
Since the {c k }'s are stored in a memory, Ω j corresponds uniquely to the address Ω b j of the j-th coefficient in Eq. (2), through the binarizing operator β p
where a j 's are vectors whose components are calculated from the decimal parts of the input z Parodi et al. (2005) .
GENERALIZATION TO A CLASS OF
DISCONTINUOUS FUNCTIONS The algorithm presented in Sec. 2 can be generalized to include a particular class of discontinuous functions, namely the functions composed of continuous PWAS functions separated by discontinuities that lie perpendicular to a coordinate axis. In this case, we can define an index labeling the subregion a continuous PWAS function is defined over and use this index to solve the point location problem, i.e. to address correctly the memory containing the coefficients.
Let us suppose that there are D h discontinuities orthogonal to each axis z h , with h = 1, . . . , n. The discontinuities are hyperplanes (straight lines for n = 2) in the form z h = d h,t (h = 1, . . . , n; t = 1, . . . , D h ; d h,t constant) that further partition the domain S into P = n h=1 (D h + 1) hyper-rectangular regions R i (discontinuity partition, i = 1, . . . , P ). Figure 1 shows an example of a two-dimensional domain of a discontinuous function with m 1 = 4, m 2 = 3, D 1 = 2 and D 2 = 1. Both the regular simplicial partition and the six regions R i are highlighted.
The discontinuous function f P W AS can be defined as follows:
where f P W AS i are continuous functions that can be implemented using the technique proposed in Sec. 2. They are defined over the whole domain S, since the set of α-functions is unique for both continuous and discontinuous PWAS functions (see Eqs. (1) and (4)). The shape of a particular function f P W AS i is coded by the coefficients related to the vertices that lie inside R i and immediately outside of the boundary of R i . Thus, most of the coefficients c i k related to vertices that fall outside R i can be discarded. Indeed, we need to consider only the set V i of the vertices that lie inside the smallest hyper-rectangle containing R i defined over the vertices of the simplicial partition. For instance, in Fig. 1 the vertices V 1 that define the shape of f P W AS 1 over R 1 are marked by blue dots. They are all contained inside the rectangle [1, 3]×[0, 2]. Then, f P W AS i is completely characterized by the coefficients corresponding to V i :
where
An example of discontinuous PWAS function is shown in Fig. 2 . In this case, f P W AS is defined over a onedimensional domain S = [1, 5], with one discontinuity (z = d 1,1 = 2.7) and
To calculate f P W AS 0 , it is necessary to know the value of its coefficients at the vertices v 0 , v 1 , v 2 (all ∈ R 0 ) and
. On the other hand, the set of vertices needed to evaluate f P W AS 1 is v 3 , v 4 , v 5 (all ∈ R 1 ) and v 2 ( / ∈ R 1 ), then V 1 = {v 2 , v 3 , v 4 , v 5 } and K 1 = {2, 3, 4, 5}. We notice that the correspondence between vertices of the simplicial partition and coefficients is no longer one-to-one, as both c 
Fig. 2. One-dimensional discontinuous PWAS function
Since some coefficients c i k of each function f P W AS i are in a relation many-to-one with the vertices of the simplicial partition and since they are stored in the same memory, we need to refine the way they are addressed. For any given z = [z 1 , z 2 , . . . , z n ]
T ∈ R i , we can define
where u(·) denotes the unitary step function. Then each rectangle can be uniquely identified by the binary string (with n × (p − 1) bits) β p−1 (r(z)), z ∈ R i . We choose p as the lowest integer such that D h ≤ 2 p−1 − 1 (h = 1, . . . , n).
Given a point z, we need to find the rectangle R i such that z ∈ R i and the related set of coefficients c i k . Thus, the index map Ω j is redefined so that it corresponds uniquely (for any z) to the memory address
Finally, a discontinuous PWAS function can be evaluated using the method provided in Sec. 2 by substituting Eq. (3) with Eq. (6). The binary vector β p−1 (r(z)) can be easily obtained by using comparators to process the input z and find the region it belongs to.
To evaluate each function f P W AS i it is possible to use the architecture A proposed in Storace and Poggi (2010) ,
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that provides a correct output every p + q + n + 5 clock cycles, where p and q are the number of bits used to code the integer part and the decimal part, respectively, and n is the input dimension. As stated before, the coefficients c i k defining the shape of f P W AS are stored in a memory and they can be addressed by calculating the strings Ω b j . Then, we need to modify the way the address is calculated in Storace and Poggi (2010) , according to Eq. (6).
The number of elementary devices (comparators, adders, multipliers, etc.) required to evaluate a discontinuous PWAS function is reported in Tab. 1. The items of the part added to evaluate discontinuous functions are kept separated and described in italic text. Table 1. 4. SWITCHED MPC The architecture described in the previous sections can be used to implement an explicit SwMPC controller in approximate form. In this section we summarize the main elements of the SwMPC control strategy. As explained in Sec. 1, a MLD system subject to constraints can be controlled through an implicit HMPC strategy. The explicit HMPC strategy can be applied to a MLD model, after recasting it to an equivalent PWA form. A timeinvariant PWA discrete-time model is defined as follows
characterizes the i-th mode, H i , K i are matrices of suitable dimensions defining the i-th region R i , I = {1, . . . , P } and P is the number of regions. A suitable strategy to control (7), (8) in state feedback, subject to state and input constraints, is the explicit HMPC Bemporad (2004) . This approach requires enumerating all the feasible switch sequences between the dynamics i and solving a multi-parametric quadratic problem for each sequence. Storing all the control gains leads to a large use of memory blocks in the FPGA implementation with respect to a simpler controller such as the SwMPC. Considering only the sequences for which the region i is the same during the prediction steps, since the constraints that define the PWA regions are ignored after the first prediction step, the number of multi-parametric quadratic problems to be solved is equal to the number of PWA regions, leading to a suboptimal solution to the control problem.
In order to formulate (7), (8) as standard linear system, fixing the mode i, we merge the affine term f i in the input matrix B i . The resulting set of linear systems is a suitable formulation for a set of linear MPCs. Let v(k) be a measured input disturbance such that v(k) = 1, ∀k ≥ 0, then (7) can be rewritten as follows
or, in a more compact way,
Exploiting model (10), (8) we define a set of linear MPCs based on the following quadratic problem:
where M is the prediction horizon; the quantities x min , x max , u min , u max are state and input bounds, respectively; is a slack variable, weighted by ρ; R, Q are weight matrices of suitable dimensions; A i , B i are the i-th model matrices. At time k, only the first component u 0 of the optimal sequence is applied, in a receding horizon fashion. A SwMPC is a set of linear MPCs based on (11) each one defined over its corresponding region X i . For each control step, one has to evaluate the active mode i and compute the i-th control action. Problem (11) is stated as a regulation of the states to the origin. A reference tracking problem can be recast as partial state regulation problem by extending the state vector and exploiting the same formulation, as follows. Let y(k) = Cx(k) be the output of model (10), (8), where C ∈ R o×n is the output matrix, then consider the extended state vector x e = [ x r y ], where r y ∈ R. The reference tracking formulation is obtained by substituting in (11)
, where Q y is a weight matrix of suitable dimension and I is the identity matrix of order o. This leads to a reference tracking problem with cost function J(x, U ) =
Exploiting the results in Bemporad et al. (2002) , each linear MPC of the SwMPC formulation could be explicitly solved through a multi-parametric quadratic problem, leading to a set of linear explicit MPCs. Moreover, in each region the explicit controller is a continuous PWA function of the state. The overall explicit SwMPC controller is defined as follows.
(13) where j indexes the polytopes of the i-th region R i in the explicit linear MPC. In the framework described in the previous sections, these polytopes reduce to identical simplices and the regions are hyper-rectangles.
In the next section, a benchmark for the SwMPC implemented with PWAS in a FPGA reveals the capabilities of the proposed approach, suggesting that the SwMPC performances can get very close to the HMPC ones, at least for functions belonging to the class described in Sec. 3.
EXAMPLE
In order to test the circuit implementation on FPGA, we propose a revised case study of the hybrid temperature control problem described in the Hybrid Toolbox Bemporad (2004a) . The model is a MLD description of an air conditioning system and in closed loop with a HMPC. A discontinuous PWA control of the MLD system is found by using the SwMPC approach described in Sec. 4 using the same HMPC tuning parameters for each linear MPC. Then, each PWA continuous function defining the controller is approximated by a PWAS function. We obtain a discontinuous PWAS controller, which is implemented on a FPGA by using the architecture introduced in Sec. 3.
Model and control description
The state vector x represents two different temperatures, while the input u is the ambient temperature to be regulated:
The auxiliary variables associated with threshold events
14) where T {c1,c2,h1,h2} are constant temperatures, U c represents the air conditioning power flow, U h represents the heater flow.
The hybrid model is stated as follows. (14), (15) is translated into an equivalent PWA model, which is defined over a three-dimensional domain (n = 3, with 2 state dimensions and 1 input dimension) partitioned into 5 polyhedral regions. As shown in Fig. 3 , where a section of the PWA model for T amb = 25
• C is shown, the polyhedral partition has boundaries parallel with respect to the state axes T 1 and T 2 . Since the openloop dynamics in regions 2, 3 and in 1, 4 are the same, the MPC calculated over the partition P associated to region 2 is equivalent to the one calculated in region 3, as well as region 1 shares the same MPC with region 4, although on different sets of states.
As described in Sec. 4, the affine terms in the PWA formulation are considered as constant measured input disturbances in the SwMPC formulation. The target of the controller is to track a reference r y for y = x 2 , while enforcing the constraint x 1 ≥ 25 in addition to the constraints in (14), (16). The controllers (HMPC and SwMPC) share the same tuning parameters: M = 4, Q y = 1, R = 0, ρ = +∞ (corresponding to hard constraints). For a constant reference tracking r y = 30, the difference ∆ u between the manipulated variables in HMPC and SwMPC is negligible. The controllers characteristics are summarized in Table 2 .
FPGA implementation
The PWAS approximation of the SwMPC controller has been implemented on a Xilinx Spartan 3 FPGA, using the VHDL language to define the circuit.
The first step towards the FPGA implementation is the PWAS approximation of each explicit linear MPC by applying the method proposed in . The result of the approximations are five continuous PWAS functions defined all over the domain, partitioned into simplices using m h = 7 divisions along each dimensional component.
The second step is to merge the five continuous PWAS functions into one discontinuous PWAS function f P W AS . Since there are two discontinuities along the first and the second dimensions, the discontinuity partition is composed by nine hyper-rectangular subregions R i , i = 1, . . . , 9. Fig. 4 shows the input and state signals obtained using the PWAS approximated control and the HMPC approach, where a sinusoidal reference r y for x 2 is imposed.
The estimated maximum working frequency is 40 M Hz, that corresponds to a throughput of one sample every 550 ns, with a power consumption of 85 mW . The approximated discontinuous PWAS control occupies 69% of the hardware resources of the chosen FPGA. 6. CONCLUSIONS For hybrid MPC controllers approximated as switched linear MPC controllers we have proposed an architecture to evaluate discontinuous PWAS functions by extending the architecture proposed in Storace and Poggi (2010) . The implementation requires the introduction of comparators and 1-bit adders which are very simple and fast devices and so is remarkably efficient. This fact is a direct consequence of the chosen class of discontinuous functions. Thus, our circuit represents a good trade-off between model complexity and circuit performances in terms of area occupation and power consumption.
A further generalization of the proposed architecture can be obtained by using a binary-tree search Johansen et al. (2007) ; Oliveri et al. (2009) instead of the bank of comparators. In this case, we could implement discontinuous functions that are continuous over non hyper-rectangular regions, at the cost of a more complex circuit.
